


Isolated RS422/RS485 Interface

Functional Diagram



Function Table

| $\mathbf{V_{ID_1}}$ | V _{ID2} | | | | | | |
|-----------------------------|-----------------------------|----|----|-------|---|---|---------------|
| (Y-Z) | (A-B) | DE | RE | ISODE | R | D | MODE |
| X | ≥ 0.2V | X | L | X | Н | X | Receive |
| X | ≤ -0.2V | X | L | X | L | X | Receive |
| -7 <v<sub>ID1<12</v<sub> | -7 <v<sub>ID2<12</v<sub> | X | Н | X | Z | X | Receive/Drive |
| ≥ 1.5 | X | Н | L | Н | Н | Н | Drive |
| ≤-1.5 | X | Н | L | Н | L | L | Drive |
| | Open | L | L | L | Н | X | Receive |

H= High Level, L= Low Level, X= Irrelevant, Z= High Impedance

Features

- \cdot 2500 V_{RMS} Isolation (1 min)
- · 25 ns Propagation Delay
- · 25 MBaud Data Rate
- · 1 ns Skew
- · ±60 mA Driver Output Capability
- · Thermal Shutdown Protection
- · Meets or Exceeds EIA 422-B, EIA 485-A and ITU Recommendation V11
- · -40°C to +85°C Temperature Range
- · 16 Pin SOIC Package
- · UL 1577 Approval (pending)

Applications

· Multi-point or Multi-drop Transmission on Long Bus Lines in Noisy Environments

Description

The IL422 is a galvanically isolated, high speed differential driver and receiver pair, designed for bidirectional data communication on balanced transmission lines. Isolation is achieved through patented* Isoloop® technology. The IL422 is the first isolated RS-422 interface available in a standard 16 pin SOIC package, which meets the ANSI Standards EIA/TIA-422-B and RS485.

The IL422 has current limiting and thermal shutdown features to protect against output short circuits and bus contention situations where these may cause excessive power dissipation.

Isoloop[®] is a registered trademark of NVE, Inc.

* US Patent number 5,831,426 and others

Absolute Maximum Ratings

| Parameters | Symbol | Min. | Max. | Units |
|---|-------------------------------------|------------------|------------------|---------------|
| Storage Temperature | T_S | -65 | 150 | °C |
| Ambient Operating Temperature | T_{A} | -40 | 85 | °C |
| Voltage Range at A,B,Y or Z Bus Pins(1) | | -7 | 12 | Volts |
| Supply Voltage ⁽²⁾ | $V_{\mathrm{DD1,}}V_{\mathrm{DD2}}$ | -0.5 | 7 | Volts |
| Digital Input Voltage | | -0.5 | 5.5 | Volts |
| Digital Output Voltage | | -0.5 | $V_{DD}^{+} 0.1$ | Volts |
| Continuous Total Power Dissipation | | | 725 | mWatts (25°C) |
| | | | 377 | mWatts (85°C) |
| Maximum Output Current | I_{O} | | 95 | mAmps |
| Lead Solder Temperature (10s) | | | 260 | °C |
| ESD | 2 | kV Human Body Mo | del | |

Insulation Specifications

| Parameter | Condition | Min. | Typ. | Max. | Units |
|------------------------------------|----------------------|-------|-----------|------|-----------------------|
| Rated Voltage, 1 min | | 2500 | | | V _{RMS} |
| Partial Discharge, 100% Tested (3) | 1s,5pC | 2000 | | | V _{RMS} |
| Creepage Distance (External) | | 8.077 | | | mm |
| Barrier Impedance | | | >1014 7 | | $\Omega \parallel pF$ |
| Leakage Current | 240 V _{RMS} | | 0.1 | | μAmps |
| | 60Hz | | | | |

Recommended Operating Conditions

| Parameters | Symbol | Min. | Max. | Units |
|---|--------------------------------------|-----------|------|-------|
| Supply Voltage | $V_{\mathrm{DD1}}, V_{\mathrm{DD2}}$ | 4.5 | 5.5 | Volts |
| Input Voltage at any bus terminal (separately or common mode) | V _I VIC | 12 Vo | | Volts |
| High-level Digital Input Voltage | V _{IH} | 3 | | Volts |
| Low-Level Digital Input Voltage | V _{IL} | | 0.8 | Volts |
| Differential Input/ Output Voltage(12) | V _{ID} | | ±12 | Volts |
| High-Level Output Current (Driver) | I _{OH} | | -60 | mA |
| High-Level Digital Output Current (Receiver) | I _{OH} | | 8 | mA |
| Low-Level Output Current (Driver) | I _{OL} | | 60 | mA |
| Low-Level Digital Output Current (Receiver) | I _{OL} | | 8 | mA |
| Operating Free Air Temperature | T_{A} | -40 | 85 | °C |
| Input Signal Rise and Fall Times | $t_{ m IR}, t_{ m IF}$ | DC Stable | | |

Driver Section

All Specifications are T_{min} to T_{max} unless otherwise stated. $\mbox{\scriptsize Vdd1=Vdd2=5V}$

| Parameter | Symbol | Min. | Typ. (5) | Max. | Units | Test Conditions |
|---|---------------------------|---------------------|----------|-------------|----------|------------------------------------|
| Input Clamp Voltage | V_{IK} | | | -1.5 | V | I _L =-18mA |
| Output Voltage | V _o | 0 | | 6 | V | I _O =0 |
| Differential Output Voltage | V _{OD1} | 1.5 | | 6 | V | I _O =0 |
| Differential Output Voltage ⁽⁶⁾ | $ V_{\mathrm{OD}2} $ | 1/2 V _{OD} | | | V | $R_L=100\Omega$ |
| | | or 2 | | _ | | |
| | | 1.5 | 2.5 | 5 | V | $R_L=54\Omega$ |
| Differential Output Voltage | V _{OD3} | 1.5 | | 5 | V | V_{test} =-7 to 12V |
| Change in Magnitude of ⁽⁷⁾ Differential Output Voltage | $\Delta { m V}_{ m OD} $ | | | ±0.2 | V | R_L =54 or 100Ω |
| Common Mode Output Voltage | V_{OC} | | | 3 | V | $R_L=54 \text{ or } 100\Omega$ |
| | | | | -1 | | |
| Change in Magnitude of (7) Common Mode Output Voltage | $\Delta { m V}_{ m OC} $ | | | ±0.2 | V | R_L =54 or 100Ω |
| Output Current ⁽⁴⁾ | I_{O} | | | 1 | mA | Output Disabled V _O =12 |
| | | | | -0.8 | mA | V _O =-7 |
| High Level Input Current | I_{IH} | | | 10 | μA | V ₁ =3.5 V |
| Low Level Input Current | I_{IL} | | | -10 | μΑ | V ₁ =0.4 V |
| Short-Circuit Output Current | I_{OS} | | | -250 | mA | V _O = -6 |
| | | | | -150 250 | | $V_{O} = 0$ |
| | | | | | | $V_0 = 8$ |
| Supply Current $(V_{DD2} = +5V)$ $(V_{DD1} = +5V)$ | $I_{ m DD2} \ I_{ m DD1}$ | | 27 5 | 34 10 | mA mA | No Load (Outputs Enabled) |
| Switching Characteristics | | | | | | |
| Parameter | Symbol | Min. | Typ.(5) | Max. | Units | Test Conditions |
| Data Rate | | 25 | | | Mbd | $R_L=54\Omega$, $C_L=50pF$ |
| Differential Output Delay Time | t _D (OD) | | 16 | 25 | ns | $R_L=54\Omega$, $C_L=50pF$ |
| Pulse Skew ⁽¹⁰⁾ | t _{SK(P)} | | 1 | 6 | ns | $R_L=54\Omega$, $C_L=50pF$ |
| Differential Output Transition Time | t _T (od) | | 8 | 10 | ns | $R_L=54\Omega$, $C_L=50pF$ |
| Output Enable Time To High Level | t _{PZH} | | 31 | 65 | ns | $R_L=54\Omega$, $C_L=50pF$ |
| Output Enable Time To Low Level | t_{PZL} | | 22 | 35 | ns | $R_L=54\Omega$, $C_L=50pF$ |
| Output Disable Time From High Level | $t_{ m PHZ}$ | | 28 | 50 | ns | $R_L=54\Omega$, $C_L=50pF$ |
| Output Disable Time From Low Level | $t_{ m PLZ}$ | | 16 | 32 | ns | $R_L=54\Omega$, $C_L=50pF$ |
| Skew Limit ⁽¹¹⁾ | $t_{SK}^{}(LIM)$ | | 2 | 8 | ns | $R_L=54\Omega$, $C_L=50pF$ |

Receiver Section

All Specifications are T_{min} to T_{max} unless otherwise stated. VDD1=VDD2=5V

| Parameter | Symbol | Min. | Typ.(5) | Max. | Units | Test Conditions |
|---|----------------------|--------------------|----------|----------|----------|---|
| Positive-going Input Threshold Voltage | V _{IT+} | | | 0.2 | V | $V_{O} = 2.7V, I_{O} = -0.4mA$ |
| Negative-going Input Threshold Voltage | V _{IT-} | -0.2 | | | V | $V_{O} = 0.5V, I_{O} = 8mA$ |
| Hysteresis Voltage (V _{IT+} - V _{IT-}) | V_{hys} | | 60 | | mV | |
| High Level Digital Output Voltage | V_{OH} | $V_{\rm DD} - 0.1$ | | | V | $V_{ID} = 200 \text{mV}, \ I_{OH} = -20 \mu \text{A}$ |
| Low Level Digital Output Voltage | V_{OL} | | | 0.2 | V | $V_{ID} = -200 \text{mV}, \ I_{OL} = 20 \mu \text{A}$ |
| High-impedance-state output current | I_{OZ} | | | ±10 | μA | $V_{O} = 0.4 \text{ to } (V_{DD2} - 0.5) \text{ V}$ |
| Line Input Current ⁽⁸⁾ | I_{I} | | | 1 | mA | Other Input ⁽¹¹⁾ = 0V V _I =12V |
| | | | | -0.8 | | $V_{I} = -7V$ |
| Input Resistance | r_i | | 50 | | kΩ | |
| Supply Current $(V_{DD2} = +5)$ | I_{DD2} | | 27 | 34 | mA | No Load (Outputs Enabled) |
| $(V_{DD1} = +5)$ | I_{DD1} | | 5 | 10 | mA | |
| Switching Characteristics | | | | | | |
| Parameter | Symbol | Min. | Typ.(5) | Max. | Units | Test Conditions |
| Data Rate | | 25 | | | Mbd | R_L =54 Ω , C_L =50pF |
| Propagation Time ⁽⁹⁾ | t _{PD} | | 24 | 32 | ns | V_{O} =-1.5 to 1.5V, C_{L} =15pF |
| Pulse Skew ⁽¹⁰⁾ | t _{SK(P)} | | 2 | 6 | ns | V_{O} =-1.5 to 1.5V, C_{L} =15pF |
| Skew Limit ⁽¹¹⁾ | t _{SK(lim)} | | 2 | 8 | ns | R_L =54 Ω , C_L =50pF |
| Output Enable Time To High Level | t _{PZH} | | 17 | 24 | ns | C _L =15pF |
| o delp de Zindore Time To Tingii Zever | rzn | | | | | |
| Output Enable Time To Low Level | t _{PZL} | | 30 | 45 | ns | C _L =15pF |
| | | | 30 30 | 45 45 | ns ns | C_L =15pF C_L =15pF |

Electrostatic Discharge Sensitivity

This product has been tested for electrostatic sensitivity to the limits stated in the specifications. However, NVE recommends that all integrated circuits be handled with appropriate care to avoid damage. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure.

Notes:

- Absolute maximum voltage quoted with respect to GND2. Note that this voltage may be as high as 2500Vac rms with respect to GND1
- All Voltage values are with respect to network ground except differential I/O bus voltages.
- Differential input/output voltage is measured at the noninverting terminal A/Y with respect to the inverting terminal B/Z.
- The power-off measurement in ANSI Standard EIA\TIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.
- All typical values are at V_{DD1} , $V_{DD2}=5V$ and $T_A=25^{\circ}C$. The minimum V_{OD2} with a 100 Ω load is either $1/2V_{OD1}$ or 2V, whichever is greater.
- $\Delta |V^{}_{OD}|$ and $\Delta |V^{}_{OC}|$ are the changes in magnitude of $V^{}_{OD}$ and V_{OC}, respectively, that occur when the input is changed form one logic state to the other.
- This applies for both power on and power off, refer to ANSI standard RS-485 for exact condition. The EIA\TIA-422-B limit does not apply for a combined driver and receiver terminal.
- Includes 8 ns read enable time. Maximum propagation delay is 25 ns after read assertion.
- 10. Pulse skew is defined as the $|t_{PLH}\,\mbox{-}t_{PHL}|$ of each channel.
- 11. Skew limit is the maximum difference in any two channels in one device.
- 12. All devices receive a one second test. Failure criteria is ≥ 5 pulses of ≥ 5 pC.

Application Notes:

Power Consumption


The IL422 achieves its low power consumption from the manner by which it transmits data across its isolation barrier. By detecting the edge transitions of the input logic signal and converting this to a narrow current pulse which drives the isolation barrier, the isolator then latches the input logic state in the output latch. Since the current pulses are narrow, about 2.5 ns wide, the power consumption is independent of mark-to-space ratio and solely dependent on frequency. This has obvious advantages over optocouplers whose power consumption is heavily dependent on its on state and frequency.

Power Supplies

It is recommended that low ESR ceramic capacitors be used to decouple the supplies. Both V_{DD1} and V_{DD2} should be bypassed with 47 nF capacitors. These should be placed no further than 1 cm from the device pins for proper operation. In addition, V_{DD2} should have a 10 μF tantalum capacitor connected in parallel with the 47 nF capacitor.


Application Notes:


IL422



This line should be at both ends in its characteristic impedance $(R_T = Z_O)$. Sub lengths off the main line should be kept as short as possible.

Pin Configuration






Pin Description

| Pin | Mnemonic | Description |
|-----|--------------------|--|
| 1 | V _{DD1} | Input Power Supply |
| 2 | GND ₁ | Input Power Supply Ground Return |
| 3 | R | Output Data from AB Bus |
| 4 | RE | Read Data Enable |
| 5 | DE | Drive Enable |
| 6 | D | Data Input to YZ Bus |
| 7 | n\c | No Internal Connection |
| 8 | GND ₁ | Input Power Supply Ground Return |
| 9 | GND ₂ | Output Power Supply Ground Return |
| 10 | ISODE | Isolated DE Output for use in applications where the |
| | | state of the drive enable node needs to be monitored |
| 11 | Y | 'Y' Bus (Drive — True) |
| 12 | Z | 'Z' Bus (Drive — Inverse) |
| 13 | В | 'B' Bus (Receive — Inverse) |
| 14 | A | 'A' Bus (Receive — True) |
| 15 | GND ₂ | Output Power Supply Return |
| 16 | V_{DD2} | Output Power Supply |

Wide Body SOIC-16 Package



About NVE

An ISO 9001 Certified Company

NVE is a high technology components manufacturer having the unique capability to combine leading edge Giant Magnetoresistive (GMR) materials with integrated circuits to make novel electronic components. Products include Magnetic Field Sensors, Magnetic Field Gradient Sensors (Gradiometer), Digital Magnetic Field Sensors, Digital Signal Isolators and Isolated Bus Transceivers.

NVE is a leader in GMR research and in 1994 introduced the world's first products using GMR material, a line of GMR magnetic field sensors that can be used for position, magnetic media, wheel speed and current sensing.

NVE is located in Eden Prairie, Minnesota, a suburb of Minneapolis. Please visit our Web site at www.nve.com or call 952-829-9217 for information on products, sales or distribution.

NVE Corporation 11409 Valley View Road Eden Prairie, MN 55344-3617 USA Telephone: (952) 829-9217

Fax: (952) 829-9189 Internet: www.nve.com e-mail: isoinfo@nve.com

The information provided by NVE Corporation is believed to be accurate. However, no responsibility is assumed by NVE for its use, nor for any infringement of patents, nor rights or licenses granted to third parties, which may result from its use. No license is granted by implication, or otherwise, under any patent or patent rights of NVE. NVE does not authorize, nor warrant, any NVE product for use in life support devices or systems or other critical applications. The use of NVE's products in such applications is understood to be entirely at the customer's own risk.

Specifications shown are subject to change without notice.

ISB-DS-001-IL422-A